Home ⌂
Doc Index ◂
Up ▴
Intel(R) Threading Building Blocks Doxygen Documentation
version 4.2.3
_deprecated_header_message_guard.h
Go to the documentation of this file.
1
/*
2
Copyright (c) 2005-2020 Intel Corporation
3
4
Licensed under the Apache License, Version 2.0 (the "License");
5
you may not use this file except in compliance with the License.
6
You may obtain a copy of the License at
7
8
http://www.apache.org/licenses/LICENSE-2.0
9
10
Unless required by applicable law or agreed to in writing, software
11
distributed under the License is distributed on an "AS IS" BASIS,
12
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13
See the License for the specific language governing permissions and
14
limitations under the License.
15
*/
16
17
#include "
tbb/tbb_config.h
"
18
19
#if (!defined(TBB_SUPPRESS_DEPRECATED_MESSAGES) || (TBB_SUPPRESS_DEPRECATED_MESSAGES == 0)) && !defined(__TBB_INTERNAL_INCLUDES_DEPRECATION_MESSAGE) && \
20
!defined(__TBB_condition_variable_H_include_area) && \
21
!defined(__TBB_ppl_H_include_area) && \
22
!defined(__TBB_thread_H_include_area) && \
23
!defined(__TBB_tuple_H_include_area) && \
24
!defined(__TBB_aggregator_H_include_area) && \
25
!defined(__TBB_aligned_space_H_include_area) && \
26
!defined(__TBB_atomic_H_include_area) && \
27
!defined(__TBB_combinable_H_include_area) && \
28
!defined(__TBB_concurrent_hash_map_H_include_area) && \
29
!defined(__TBB_concurrent_lru_cache_H_include_area) && \
30
!defined(__TBB_concurrent_map_H_include_area) && \
31
!defined(__TBB_concurrent_priority_queue_H_include_area) && \
32
!defined(__TBB_concurrent_queue_H_include_area) && \
33
!defined(__TBB_concurrent_set_H_include_area) && \
34
!defined(__TBB_concurrent_unordered_map_H_include_area) && \
35
!defined(__TBB_concurrent_unordered_set_H_include_area) && \
36
!defined(__TBB_concurrent_vector_H_include_area) && \
37
!defined(__TBB_critical_section_H_include_area) && \
38
!defined(__TBB_enumerable_thread_specific_H_include_area) && \
39
!defined(__TBB_flow_graph_opencl_node_H_include_area) && \
40
!defined(__TBB_flow_graph_H_include_area) && \
41
!defined(__TBB_mutex_H_include_area) && \
42
!defined(__TBB_parallel_do_H_include_area) && \
43
!defined(__TBB_parallel_for_H_include_area) && \
44
!defined(__TBB_parallel_invoke_H_include_area) && \
45
!defined(__TBB_parallel_reduce_H_include_area) && \
46
!defined(__TBB_parallel_scan_H_include_area) && \
47
!defined(__TBB_parallel_sort_H_include_area) && \
48
!defined(__TBB_parallel_while_H_include_area) && \
49
!defined(__TBB_partitioner_H_include_area) && \
50
!defined(__TBB_pipeline_H_include_area) && \
51
!defined(__TBB_queuing_mutex_H_include_area) && \
52
!defined(__TBB_queuing_rw_mutex_H_include_area) && \
53
!defined(__TBB_reader_writer_lock_H_include_area) && \
54
!defined(__TBB_recursive_mutex_H_include_area) && \
55
!defined(__TBB_runtime_loader_H_include_area) && \
56
!defined(__TBB_task_scheduler_init_H_include_area) && \
57
!defined(__TBB_spin_mutex_H_include_area) && \
58
!defined(__TBB_task_arena_H_include_area) && \
59
!defined(__TBB_task_group_H_include_area) && \
60
!defined(__TBB_task_scheduler_observer_H_include_area) && \
61
!defined(__TBB_task_H_include_area) && \
62
!defined(__TBB_tbb_exception_H_include_area) && \
63
!defined(__TBB_tbb_profiling_H_include_area) && \
64
!defined(__TBB_tbb_thread_H_include_area) && \
65
!defined(__TBB_tbb_H_include_area)
66
67
#define __TBB_show_deprecated_header_message
68
69
#endif
tbb_config.h
Copyright © 2005-2020 Intel Corporation. All Rights Reserved.
Intel, Pentium, Intel Xeon, Itanium, Intel XScale and VTune are registered trademarks or trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
* Other names and brands may be claimed as the property of others.